Chapter 3

PIC18F Programming Model and Its Instruction Set

Updated: 2/10/2019











Data Memory Organization

Remember:

- $\Box \quad \text{Data Memory up to } 4k \text{ bytes}$
- □ Divided into 256 byte banks
- Half of bank 0 and half of bank 15 form a virtual bank that is accessible no matter which bank is selected

Register File Concept

- Register File Concept: All of data memory is part of the register file, so any location in data memory may be operated on directly
- All peripherals are mapped into data memory as a series of registers
- Orthogonal Instruction Set: ALL instructions can operate on ANY data memory location

a-bit a = 0 access bank

a = 1 use BSR

PIC18F Programming Model (1 of 2)

- The representation of the internal architecture of a microprocessor, necessary to write assembly language programs
 - Programming Model
- Two Groups of Registers in PIC16 8-bit
 Programming Model (all in SRAM)
 - ALU Arithmetic Logic Unit (ALU)
 - Special Function Registers (SFRs)

PIC18F Programming Model (2 of 2)

Two Groups of Registers in PIC16 8-bit Programming Model

Registers

□ WREG

- 8-bit Working Register (equivalent to an accumulator)
- Used for arithmetic and logic operations
- □ BSR: Bank Select Register (0 to F)
 - 4-bit Register
 - Only low-order four bits are used to provide MSB four bits of a12-bit address of data memory.

STATUS: Flag Register Flags in Status Register

- □ C (Carry/Borrow Flag): set when an <u>addition generates a carry</u> and a <u>subtraction</u> <u>generates a borrow</u>
- □ DC (Digit Carry Flag): also called Half Carry flag; set when carry generated from Bit3 to Bit4 in an arithmetic operation
 - Used for BCD representation
- \Box Z (Zero Flag): set when result of an operation is zero
- □ OV (Overflow Flag): set when result of an operation of **signed numbers** goes beyond seven bits if the results fall <u>outside 127 (0x7F)</u> and -128 (0x80)
- \square N (Negative Flag): set when bit B7 is one

Example: PIC18 Visual Interpreter

ADD: WREG=9F and L=72. Which flags will be set?

Example: PIC18 Visual Interpreter

ADD: WREG=9F and L=72. Which flags will be set?

Example: PIC18 Visual Interpreter

ADD: Literal=0x9F and WREG=0x52.

How OV Is Calculated

- □ Read this for a very good description as to how OV works:
 - http://teaching.idallen.com/dat2343/10f/notes/040_overflow.txt
- □ We compare carry into 7th bit and carry out of the 7th bit; if they are EQUAL then no overflow, else there is an overflow. Basic steps:
 - When ADDING just add the two numbers; THEN check Carry-IN and Carry-OUT
 - When SUBTRACTING (X-Y); FIRST convert Y to 2's complement THEN calculate X+Y_2'sComp FINALLY check Carry-IN and Carry-OUT
- □ Try the following (assuming all numbers are in HEX):
 - 0xFF-0x12; no overflow because $0xFF+0xEE \rightarrow$ Carry into bit 7=Carry out from 7th bit
 - 0x12-0xFF; no overflow because $0x12+0x1 \rightarrow Carry$ into bit 7=Carry out
 - 0x80-0xFF : Carry into bit 7=Carry out \rightarrow no overflow
 - 0xFF-0x81; Carry into bit 7 = Carry out \rightarrow No overflow
 - 0xA-0x81: Carry into bit 7 NOT = Carry out \rightarrow overflow
 - 0x1-0xFA: Carry into bit 7 = Carry out \rightarrow No overflow
 - 0xEF-FB: Carry into bit 7 = Carry out from 7th bit \rightarrow No overflow

File Select Registers (FSR)

- Three registers holding 12-bit address of data registers
 - FSR0, FSR1, and FSR2
- File Select Registers composed of two 8-bit registers (FSRH and FSRL)
- Used as pointers for data registers for indirect addressing
 - Associated with index (INDF) registers

WREG	Instruction Decod
STATUS	BSR
FSRØH	FSRØL
FSR1H	FSRIL
FSR2H	FSR2L
Program	Counter (21-Bit)
Ta	ble Pointer
St	ack Pointer
	Stack 31–Leve

Find FSR0-FSR2 in Special Function Register – What are the File addresses for each? / How many INDF do you find?

File Select Registers (FSR) –

Indirect Addressing

- The main application of FSR is Indirect
 Addressing
 - FSRs will be pointing at the address of the data file and they can be incremented
 - This is much easier than using direct addressing

Direct and Indirect Addressing

Remember: We are taking about DATA MEMORY!

WE WILL DISCUSS THIS IN MORE DETAILS WHEN WE LEARN MORE AOUT COMMANDS!

http://ww1.microchip.com/downloads/en/DeviceDoc/31006a.pdf

Stack and Table Pointers

- **Table Pointer**
 - 21-bit register used as a memory pointer to copy bytes between program memory and data registers
- □ Stack Pointer (SP)
 - Stack is a group of 31 word-size registers used for temporary storage of memory address during execution
 - Used to store the return address
 - Requires 5-bit address
 - Saved in STKPTR in SFR
 - Used primarily for saving PC for next program address prior to entering subroutine

n Decod	Instructio	WREG
	BSR	STATUS
	FSRØL	FSRØH
	FSR1L	FSR1H
	FSR2L	FSR2H
at 150	C	D
21-Bit)	Counter (Program
r	ble Pointer	Ta
r	ack Pointe	St
Stack 1-Level	3	

FSR

Don't confuse SFRs and FSRs (file Select Registers) Program Counter and Working Register Real Time Duration 00002C PC 12.00 µs W Register (WREG) C9 Special Function Registers (SFRs) General Purpose Registers (GPRs) Binary Value Hex Hex Hex Address and Name Value 76543210 Value. Addr. Value Addr. FF0h INTCON3 CO 000h 37 010h 00 * FEAh FSR0H 92 011h 00 00 001h FE9h FSROL 00 002h C9 012h 00 FE8h WREG C9 003h 00 013h 00 FE2h FSR1H 00 014h 004h 00 00 FE1h FSR1L 005h 015h 00 00 00 FEOh BSR 00 006h 00 016h 00 FDAh FSR2H 00 007h 00 017h 00 FD9h FSB2L 008h 018h 00 00 00 009h FD8h STATUS 019h 10 00 00 FD7h TMR0H 00 00Ah 00 01Ah 00 FD6h TMR0L 00Bh 01Bh 00 00 00 FD5h T0CON FF 01Ch 00Ch 00 00 FD3h OSCCON 48 00Dh 00 01Dh 00 FD2h HLVDCON 05 00Eh 01Eh 00 00 FD1h WDTCON 00 00Fh 00 01Fh 00

Program Counter

21-bit register functions as a pointer to program memory during program execution

21-Bit PC Example & Program Memory

Program Memory is Byte Addressable

- □ Low byte has even address, high byte has odd address
- □ Addresses of instructions are always even
- □ 16-bit wide program memory is byte addressable
- □ All program instructions will start at an even address
- □ So if we are jumping 4 instructions ahead, we are actually jumping 8-bytes (or 8 word addresses) ahead

<u>High Byte Address</u>	16-bit Program Memory	Word Address Low Byte Address
0x000001	0000000000000000000000000	0x000000
0x000003	000000000000000000000000000000000000000	0x000002
0x000005	000000000000000000000000000000000000000	0x000004
0x000007	000000000000000000000000000000000000000	0x000006
0x000009	00000000000000000000000	0x000008
0x00000B	00000000000000000000000	0x00000A
0x00000D	00000000000000000000000	0x00000C
0x00000F	000000000000000000000000000000000000000	0x00000E

Instruction Pipelining

Instruction fetch is overlapped with execution of previously fetched instruction
 Instruction Cycles

Remember: In PIC ONE Instruction Cycle takes 4 Clock Cycle:

Clock Cycles Instruction Cycle

Introduction to PIC18 Instruction Set

□ Includes 77 instructions;

- 73 one-word (16-bit) long
- Four two-words (32-bit) long
- Divided into seven groups
 - Move (Data Copy) and Load
 - Arithmetic
 - Logic
 - Program Redirection (Branch/Jump)
 - Bit Manipulation
 - Table Read/Write
 - Machine Control

				Move / Copy Arithmetic
L	→ W —	→ Fa ←→ Fb		Logic
N	love a	and Load	Instructions	Branches Bit Manipulation Table Read/Write Machine Control
	MOVLW	8-bit	;Load an 8-bit literal in WREG	
	MOVLW	0 x F2		
	MOVWF	F, a	;Copy WREG in File (Data) Reg ; If a = 0, F is in Access Bank	g.
	MOVWF	0x25, 0	;If a = 1, Bank is specified by B ;Copy W in Data Reg.25H	SR
	MOVFF	fs, fd	;Copy from one Data Reg. to ;another Data Reg.	
	MOVFF	0x20,0x30	;Copy Data Reg. 20 into Reg.30)

	Move / Copy
	Arithmetic
	Logic
L W OR Fa W	Branches
A mitlemente a Treatmente and	Bit Manipulation
Arithmetic Instructions (1 of 3)	Table Read/Write
	Machine Control

- $\square ADDLW 8-bit ;Add 8-bit number to WREG$ $<math display="block">\square ADDLW 0x32 ;Add 32H to WREG$
- □ ADDWF F, d, a ;Add WREG to File (Data) Reg. ;Save result in W if d =0 ;Save result in F if d = 1
- □ ADDWF 0x20, 1 ;Add WREG to REG20 and ;save result in REG20
- □ ADDWF 0x20, 0 ;Add WREG to REG20 and ;save result in WREG

Fawc Arithmetic Instructions (2 of 3)

ADDWFC	F, d, a	;Add WREG to File Reg. with ;Carry and save result in W or F		
SUBLW	8-bit	;Subtract WREG from literal	L-W→W	
SUBWF	F, d, a	;Subtract WREG from File Reg.	_	
SUBWFB	F, d, a	;Subtract WREG from File Reg	F-W→Dest	-
		;with Borrow		
INCF	F, d, a	;Increment File Reg.		
DECF	F, d, a	;Decrement File Reg.		
COMF	F, d, a	;Complement File Reg.		
NEGF	F, a	;Take 2' s Complement-File Reg	5.	

Arithmetic Instructions (3 of 3)

- □ MULLW 8-bit; Multiply 8-bit and WREG $L \times W \rightarrow PROD$; Save result in PRODH-PRODL
- □ MULWF F, a ;Multiply WREG and File Reg. ;Save result in PRODH-PRODL
 - ;Decimal adjust WREG for BCD

;Operations

DAW

Example:				
MOVLW	0xA	;W=A		
DAW		;W=10		

Logic Instructions

- ANDLW 8-bit ;AND literal with WREG
 ANDWF F, d, a ;AND WREG with File Reg. and ;save result in WREG/ File Reg.
- IORLW 8-bit ;Inclusive OR literal with WREG
 IORWF F, d, a ;Inclusive OR WREG with File Reg.
 - ;and save result in WREG/File Reg.
- □ XORLW 8-bit ;Exclusive OR literal with WREG
- XORWF F, d, a ;Exclusive OR WREG with File Reg. ;and save result in WREG/File Reg.

And, XOR, and IOR

If they are the same $\rightarrow 0$

If they are different $\rightarrow 1$

۲ Set to one

Toggled

Examples

MOVLW 0x1F ANDLW 0xFC ;clear bits 0 and 1 IORLW 0xC0 ;set bits 6 and 7 Stop: GOTO Stop

Branch Instructions

BC n	;Branch if C flag = 1 within $+$ or -64 Words
BNC n	;Branch if C flag = 0 within + or -64 Words (NO CARRY)
BZ n	;Branch if Z flag = 1 within + or -64 Words
BNZ n	;Branch if Z flag = 0 within + or -64 Words
BN n	;Branch if N flag = 1 within $+$ or -64 Words
BNN n	;Branch if N flag = 0 within $+$ or -64 Words
BOV n	;Branch if OV flag = 1 within $+$ or -64 Words
BNOV n	;Branch if OV flag = 0 within + or -64 Words
GOTO Ad	dress: Branch to 20-bit address unconditionally

Branch Example

BCN	0xFA	;Brant-If-No-Carry to location:
		; \rightarrow PC(current_Decimal) + 2 + 2x Decimal(0xFA)
		; Note 0xFA is signed!
		;→ PC + 2 + 2(-6)

Remember:

1 Word Instruction / 1 Instruction Cycle / 4 Clock Cycles

Branch Instructions

Call and Return Instructions

RCALL nn	;Call subroutine within +or – 512 words
CALL 20-bit, s	;Call subroutine
	; If $s = 1$, save W, STATUS, and BSR
RETURN, s	;Return subroutine
	;If $s = 1$, retrieve W, STATUS, and BSR
RETFIE, s	;Return from interrupt
	;If $s = 1$, retrieve W, STATUS, and BSR

Bit Manipulation Instructions

BCF F, b, a	;Clear bit b of file register.	b = 0 to 7
BSF F, b, a	;Set bit b of file register.	b = 0 to 7
BTG F, b, a	;Toggle bit b of file register.	b = 0 to 7
RLCF F, d, a	;Rotate bits left in file register the	rough
	; carry and save in W or F registe	r
RLNCF F, d, a	;Rotate bits left in file register	
	; and save in W or F register	
RRCF F, d, a	;Rotate bits right in file register th	hrough
	; carry and save in W or F registe	r
RRNCF F, d, a	;Rotate bits right in file register	
	; and save in W or F register	
	BCF F, b, a BSF F, b, a BTG F, b, a RLCF F, d, a RLNCF F, d, a RRCF F, d, a	BCFF, b, a;Clear bit b of file register.BSFF, b, a;Set bit b of file register.BTGF, b, a;Toggle bit b of file register.RLCFF, d, a;Rotate bits left in file register thatrcarry and save in W or F register; and save in W or F registerRLNCFF, d, a;Rotate bits left in file registerRRCFF, d, a;Rotate bits right in file registerRRCFF, d, a;Rotate bits right in file registerrand save in W or F register; carry and save in W or F registerrand save in W or F register; carry and save in W or F registerrand save in W or F register; and save in W or F registerrand save in W or F register; and save in W or F register

Rotations

Rotate Right through Carry RRCF

Rotate LEFT through Carry RLCF

Test and Skip Instructions

- □ BTFSC F, b, a ;Test bit b in file register and skip the ;next instruction if bit is cleared (b =0)
- □ BTFSS F, b, a ;Test bit b in file register and skip the ;next instruction if bit is set (b =1)
- $\square CPFSEQ F, a ;Compare F with W, skip if F = W$
- \square CPFSGT F, a ;Compare F with W, skip if F > W
- □ CPFSLT F, a ;Compare F with W, skip if F < W
- $\Box \text{ TSTFSZ F, a }; \text{Test F; skip if } F = 0$

Example

	MOVLW	0x1F	
	BCF	WREG, 0	;clear bit 0
	BCF	WREG, 1	;clear bit 1
	BSF	WREG, 6	;set bit 6
	BSF	WREG, 7	;set bit 7
Stop:	GOTO	Stop	

	MOVLW	0x7F	;load test data			
	BTFSS	WREG, 7				
	BCF	WREG, 0	;clear bit 0			
Stop:	GOTO	Stop				

Increment/Decrement and Skip Next Instruction

- DECFSZ F, d, a ;Decrement file register and skip the ;next instruction if F = 0
- DECFSNZ F, d, a ;Decrement file register and skip the ;next instruction if $F \neq 0$
- □ INCFSZ F, d, a ;Increment file register and skip the ;next instruction if F = 0
- □ INCFSNZ F, d, a ;Increment file register and skip the ;next instruction if $F \neq 0$

Table Read/Write Instructions (1 of 2)

- TBLRD* ;Read Program Memory pointed by TBLPTR ;into TABLAT
- TBLRD*+ ;Read Program Memory pointed by TBLPTR ;into TABLAT and increment TBLPTR
- □ TBLRD*- ;Read Program Memory pointed by TBLPTR ;into TABLAT and decrement TBLPTR
- TBLRD+* ; Increment TBLPTR and Read Program ; Memory pointed by TBLPTR into TABLAT

Table Read/Write Instructions (2 of 2)

- □ TBLWT* ;Write TABLAT into Program Memory pointed ;by TBLPTR
- □ TBLWT*+ ; Write TABLAT into Program Memory pointed ;by TBLPTR and increment TBLPTR
- □ TBLWT*- ; Write TABLAT into Program Memory pointed ;by TBLPTR and decrement TBLPTR
- □ TBLWT+* ; Increment TBLPTR and Write TABLAT into ; Program Memory pointed by TBLPTR

Machine Control Instructions

- □ CLRWDT ;Clear Watchdog Timer
 - Helps recover from software malfunction
 - Uses its own free-running on-chip RC oscillator
 - WDT is cleared by CLRWDT instruction
- □ RESET ;Reset all registers and flags
 - When voltage < a particular threshold, the device is held in reset
 - Prevents erratic or unexpected operation
- □ SLEEP ;Go into standby mode
- □ NOP ;No operation

Sleep Mode

□ The processor can be put into a power-down mode by executing the SLEEP instruction

- System oscillator is stopped
- Processor status is maintained (static design)
- Watchdog timer continues to run, if enabled
- Minimal supply current is drawn mostly due to leakage (0.1 2.0μA typical)

Events that wake processor from sleep			
MCLR	Master Clear Pin Asserted (pulled low)		
WDT	Watchdog Timer Timeout		
INT	INT Pin Interrupt		
TMR1	Timer 1 Interrupt (or also TMR3 on PIC18)		
ADC	A/D Conversion Complete Interrupt		
СМР	Comparator Output Change Interrupt		
ССР	Input Capture Event		
PORTB	PORTB Interrupt on Change		
SSP	Synchronous Serial Port (I ² C Mode) Start / Stop Bit Detect Interrupt		
PSP	Parallel Slave Port Read or Write		

Instruction Format (1 of 3)

- The PIC18F instruction format divided into four groups
 - Byte-Oriented operations
 - Bit-Oriented operations
 - Literal operations
 - Branch operations

PIC18 Instruction Set Overview –

- Two-word instruction

Example (do it in class!)

ORG	0x20	
reg0	EQU	0x00
REG1	EQU	0x01
REG2	EQU	0x02
MOVLW	0x37	
MOVWF	REG0,	0
MOVLW	0x92	
MOVWF	REG1,	0
ADDWF	REGO,	0
MOVWF	REG2,	0
SLEEP		

Explain what this program does, specify PC value for each line, which flags are changed as the program is executed.

Command	РС	REG0,1,2	STATUS	Time	

	Program counter and Working Register					Rea	Real Time	
							12.	00 μs
			T W Register (WREG	j j ca				
			 Special Function Re 	gisters (SFF	Rs)	General Purp	oose Registe	ers (GPRs) –
			Address and Name	Hex Value	BinanyValue 76543210	Hex Addr. Vaid	e Addr. N	Hex √alue
Fram	nle		FF0h INTCON3	CO		000h 37	010h	00
LAII	ipic		FEAh FSROH			001h 92	012h	00 =
	•		FE8h WREG	C9		002h 00	012h	00
ORC	0×20		FE2h FSR1H	00		0046 - 60	014h	00
	0220		FE1h FSB1L FE0h BSB			005h 00	015h	
REG0	EQU O	x00	FDAh FSR2H			007h 00	017h	00
REG1	EOU 0	x01	FD95 F3F2L			008h 00	018h	00
		0.0	PD76 TMR0H			00Ah 00	01Ah	00
REGZ	EQU U	XUZ	FD6h TMR0L	00		00Bh 00	01Bh	00
			FDSh TOCON	48		00Ch 00	01Dh	00
	$\bigcap \sqrt{27}$		FD2h HLVDCON	05		00Eh 00	01Eh	00
	UXJI	$\rightarrow W=0x37$	FD1h WDTCON	00		00Fh 00	01Fh	00
MOVWF	reg0,0	$\rightarrow DEC0_{27}$						
MOVLW	0x92	\rightarrow REGU=0x3/						
MOVWF	REG1,0	$\rightarrow W = 0.002$ $\rightarrow DEC1 = 0.002$						
ADDWF	REG0,0	$\rightarrow W = 27 \pm 02 = 0$	01					
MOVWF	REG2. 0	$\rightarrow \text{DFC}2-\text{C}0$.7					
		/ NEG2-C9						
SLEEP								

NOTES: Each 1W instruction take 4 clock periods Use the STOPWATCH in the simulator!

Next QUIZ: Review the Following

- Arithmetic commands (ADDLW, ADDWF, ADDWFC, SUBLW, SUBWF, SUBWB, INC, DEC, MULLW, NEGF, COMPF)
- □ Logical commands, ANDLW, XOR, IOR, AND)
- □ MOVE & Copy (MOVLW, MOVFF, MOVWF, CLR, SETF)
- □ Branches (BC, BNC, BZ, BNZ, BOV, BRA, GOTO)
- □ Bit manipulations (BCF, BSF, BTG, RLCF, RRCF)
- □ Make sure you know about flags.
- □ Make sure you can do the homework assignment